Q5 A1 > 1.

10

1. A pipelined multistreaming processor, comprising:

an instruction source;

a first cluster of a plurality of streams fetching instructions from the instruction source;

second cluster of a plurality of streams fetching instructions from the instruction source;

dedicated instruction queues for individual streams in each cluster; a first dedicated dispatch stage in the first cluster for dispatching instructions to execution units; and

a second dedicated dispatch stage in the second cluster for dispatching instructions to execution units;

characterized in that the clusters operate independently, with the dedicated dispatch stage taking instructions only from the instruction queues in the individual clusters to which the dispatch stages are dedicated.

- 2. The processor of claim 1 wherein individual ones or groups of execution units are associated with and dedicated for use by individual clusters.
- 3. The processor of claim 1 wherein individual streams in a cluster have dedicated fetch stages.

25

20

4. The processor of claim 1 wherein the total number of streams in the processor is eight, with four streams in each cluster.

Dub Ai

5

- 5. The processor of claim 1 wherein instructions are fetched in each cycle for one stream in each cluster.
- 6. The processor of claim 1 wherein the a set of fetch program counters (FPC) are monitored with one FPC dedicated to each stream, and fetching of instructions is directed beginning at addresses according to the program counters.
- 7. The processor of claim 4 wherein eight instructions are fetched for a stream each time instructions are fetched for that stream.
- 8. The processor of claim 2 further comprising one or more execution units to which either or both dispatch stages may dispatch instructions.
- 9. In a pipelined multistreaming processor having an instruction source and a plurality of streams, a method for simplifying implementation and operation of the streams, comprising the steps of:
 - (a) clustering the streams into two or more clusters;
- (b) dedicating a single dispatch stage to each cluster, for dispatching instructions to execution units; and
- (c) fetching, in each cycle, a series of instructions from the instruction source by a single cluster.
- 10. The method of claim 9 further comprising groups of execution units dedicated to each cluster, to which the dispatch stages in that cluster may dispatch instructions.
- 11. The method of claim 9 further comprising fetch stages dedicated to individual streams in a cluster.

25

Dul Al

5

10

- 12. The method of claim 9 wherein the total number of streams in the processor is eight, and the number of streams in each cluster is four.
- 13. The method of claim 9 having a fetch program counter (FPC) associated with each stream, wherein fetching is directed beginning at addresses according to the program counters.
- 14. The method of claim 9 wherein eight instructions are fetched each time instructions are fetched for a stream
- 15. The method of claim 9 wherein the processor further comprises one or more general execution units, and each dispatch stage is enabled to dispatch instructions to the general execution units.
- 16. The method of claim 9 wherein each stream in each cluster has an instruction queue associated with that stream, and further comprising a step for dispatching instructions to execution units dedicated to each cluster from the instruction queues associated with the streams in each cluster.

15